

B! Enclosed

A! Considered

~~region in an area surround a planar pattern thereof.
wherein a plurality of first connection holes for
electrically connecting said first semiconductor region and a
wire to each other are arranged in a region being outside a
junction formed between said first semiconductor region and
said second semiconductor region.~~

a²

8. (Amended) A semiconductor integrated circuit device comprising: a semiconductor substrate of a first conductivity type; a zener diode comprised of a first semiconductor region of a second conductivity type formed in a primary face of said semiconductor substrate, and a second semiconductor region of said first conductivity type formed in said semiconductor substrate at a bottom portion of said first semiconductor region and being smaller than said first semiconductor region, in an area surrounding a planar pattern thereof,
wherein a plurality of first connection holes for electrically connecting said first semiconductor region and a wire to each other are arranged in a region being outside a junction formed between said first semiconductor region and said second semiconductor region, and wherein each of said plurality of first connection holes is spaced apart from others of said connection holes so that a pitch between the adjacent first connection holes is greater than a maximum pitch between connection holes of the circuit.

11. (Amended) A semiconductor integrated circuit device comprising:

a plurality of first connection holes for electrically connecting a first wire and a first semiconductor region formed in a first region of a primary face of a semiconductor substrate, to each other therethrough; and

a plurality of second connection holes for electrically connecting a second wire and a second semiconductor region formed in a second region of the primary face of the semiconductor substrate, to each other therethrough, wherein each of said plurality of first connection holes is spaced from others of said first connection holes so that a pitch between the adjacent first connection holes is greater than a minimum pitch between connection holes of the circuit, and wherein each of said plurality of second connection holes is spaced from others of said second connection holes so that a pitch between adjacent second connection holes substantially equal to the minimum pitch of the connection holes of the circuit.

Q3

15. (Amended) A semiconductor integrated circuit device comprising:

Q4
a first semiconductor region of a first conductivity type formed in a primary face of a semiconductor substrate;

a second semiconductor region of said first conductivity type formed on said semiconductor substrate at an upper part

of said first semiconductor region, said second semiconductor region having a higher impurity concentration than said first semiconductor region;

a third semiconductor region of a second conductivity type formed in said semiconductor substrate at upper parts of

said first and second semiconductor regions;

a first insulation film formed on said primary face of said semiconductor substrate;

a first connection hole comprised of a plurality of

connection holes formed in said first insulation film at said upper part of said first semiconductor region; and

a second connection hole comprised of a plurality of

connection holes formed in said first insulation film at said upper part of said third semiconductor region, wherein said second connection hole is formed in an upper part of a region in which said first semiconductor region and said third semiconductor region from a junction.

App
Cont

16. (Amended) A semiconductor integrated circuit device according to claim 15, wherein a first electrically conductive connection body of said first conductivity type and a second electrically conductive connection body of said second conductivity type are provided inside said first and second connection holes, respectively, and wherein a first wire electrically connected to said first semiconductor region via said first electrically conductive connection body, and a

second wire electrically connected to said third semiconductor region via said second electrically connecting connection body are formed at said upper part of said first insulation film.

17. (Amended) A semiconductor integrated circuit device according to claim 16, wherein said first semiconductor region is comprised of a fourth semiconductor region of said first conductivity type, and a fifth semiconductor region electrically connected to said first electrically conductive connecting body via said fourth semiconductor region, wherein an impurity concentration of said fifth semiconductor region is lower than an impurity concentration of said fourth semiconductor region.

*Alt
Cond*

19. (Amended) A semiconductor integrated circuit device comprising:

a first semiconductor region formed in the primary face of a semiconductor substrate;

Alt

a second semiconductor region of a first conductivity type formed on said semiconductor substrate at an upper part of said first semiconductor region;

a third semiconductor region of a second conductivity type formed on said semiconductor substrate at upper parts of said first and second semiconductor regions;

a first insulation film formed on said primary face of said semiconductor substrate;

a first connection hole comprised of a plurality of connection holes formed on said first insulation film at said upper part of said first semiconductor substrate; and

a second connection hole comprised of a plurality of connection holes formed on said first insulation film at an upper part of said third semiconductor region, wherein a minimum pitch between adjacent connection holes of said second connection hole is greater than a minimum pitch between adjacent connection holes of said first connection hole.

20. (Amended) A semiconductor integrated circuit device according to claim 19, wherein said first semiconductor region is a semiconductor region of said second conductivity type and is lower than said second semiconductor region in a impurity concentration.

Claim 20 Considered

21. (Amended) A semiconductor integrated circuit device according to claim 19, wherein said first semiconductor region is a semiconductor region of said second conductivity type that forms a collector region of a bipolar transistor, said second semiconductor region is a semiconductor region of said first conductivity type that forms a base region of said bipolar transistor, and said third semiconductor region is a semiconductor region of said second conductivity type that forms an emitter region of said bipolar transistor.

Please add new claims 22 and 23 as follows:

-- 22 A semiconductor integrated circuit device according to claim 2, wherein a junction depth of said first semiconductor region in a region in which said first and second semiconductor regions form a junction is shallower than that of said first semiconductor region in a region in which said semiconductor substrate and said first semiconductor region form a junction.

Sub B3

23. A semiconductor integrated circuit device according to claim 22, wherein each of said plurality of first connection holes is spaced from others so that a pitch between adjacent first connection holes is greater than a minimum pitch between connection holes of the circuit. --

a b

REMARKS

Entry of this amendment in supplement to the response to restriction requirement filed on October 18, 2001 is respectfully requested.

By the present amendment, the claim language of the elected claims has been clarified to correct minor informalities regarding grammar, where noted. Also, new claims 22 and 23 have been added to further define the elected invention.

Attached hereto is a marked-up version of the changes made to the claims by the current amendment. The attached page is captioned "Version with markings to show changes made."